

FIG. 1A




FIG. 1B




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12





FIG. 13






FIG. 15






FIG. 16




FIG. 17




FIG. 18





FIG. 19







FIG. 22





FIG. 23






FIG. 25




FIG. 26




FIG. 27




FIG. 28




FIG. 29






FIG. 30




FIG. 31




FIG. 32




FIG. 33






FIG. 36




FIG. 37




FIG. 38




FIG. 39




FIG. 40




FIG. 41




Figure 1 is a schematic diagram of a memory array and its peripheral control blocks. The array consists of two columns of memory cells, each with a word line (WL) and bit line (BL) intersection. The cells are connected to a sense amplifier band (2a) which includes a power supply lowering circuit (60) and a dummy ground level generating circuit (19). The array is also connected to a memory cell block (1a) and a memory cell block (1b). The sense amplifier band (2a) includes a sense amplifier (4) and a sense amplifier (3). The array is also connected to a memory cell block (1a) and a memory cell block (1b). The sense amplifier band (2a) includes a sense amplifier (4) and a sense amplifier (3).




FIG. 43






FIG. 44




FIG. 45




FIG. 46




FIG. 47




FIG. 48




FIG. 49




FIG. 50







FIG. 53







FIG. 55






FIG. 57






FIG. 58




FIG. 59




FIG. 60




FIG. 61




FIG. 62




FIG. 63




FIG. 64




FIG. 65




FIG. 66




FIG. 67






FIG. 68






FIG. 71




FIG. 72






FIG. 73




FIG. 74




FIG. 75




FIG. 76




FIG. 77




FIG. 78




FIG. 79




FIG. 80




FIG. 81





FIG. 82






FIG. 83

FIG. 84




FIG. 85




FIG. 86





FIG. 87








FIG. 89




FIG. 90




FIG. 91




FIG. 92




FIG. 93




FIG. 94




FIG. 95




FIG. 96




FIG. 97




FIG. 98





FIG. 100




FIG. 101 PRIOR ART






FIG. 102  
PRIOR ART

